


ICLAB 2017Fall Final Exam

Name: 米谷 拓也

Student ID: 0650263

- [10%] Please explain STA (static timing analysis) and DTA (dynamic timing analysis) briefly and compare them.
- [4%] (a) Please explain why we need a synchronizer in our design and its functionality.
[4%] (b) What may happened if we don't use XOR gates in a synchronizer?
[6%] (c) Complete the waveform below



- [6%] When using clock gating, in terms of power consumption, which gating is better? AND-Gating or OR-Gating? Please justify your answer.
- [8%] Down below is the figure of power gating.

A is "Power gating controller"


B is "Power switching fabric"

C is "Power gated block"

E is "Always on block"

What is block "D"?

Please also briefly describe how to implement the block D using one gate as an example.



5.

A) [6%] Why is Typedef used in systemVerilog?

B) [6%] Write a representation of hBytes if "reg" is used as a datatype instead of hexOctet

```
typedef reg [7:0] octet;
```

```
typedef octet [15:0] hexOctet;
```

```
hexOctet hBytes [3:7];
```

6. [6%] What values are constrained by "Limit"? (List them out)

```
constraint Limit{
```

```
sa inside { [4:8], 11, 21};
```

```
payload.size() <= 4;
```

```
}
```

7. [6%] How many state bins are created:

a. bins s0 = {[0:4]}


b. bins s1 [] = {[3:9]}

8. [6%] Fill in the waveform below given the property:

```
property p_request_grant;
```

```
@(posedge clock) request ##2 grant ##1 !request ##2 !grant
```

```
endproperty
```




9. [4%] What is purpose of the "uniquify" command in the design flow?

10. [6%] What is the cause, and proper solution of IR drop?

11. [4%] In APR flow there is a step before we place the standard cell. **Describe its intention.**

The step: **Place -> Specify -> Placement Blockage**



12. [8%] What is Antenna Effect? List 2 repair method for Antenna Effect.

13. [4%] Please simply describe why **RC extraction** is needed.

14. [6%] Describe the powered simulation methods **vector-based** and **vector-independent**.

DTA: 针对 input vector 来分析 timing.

当 input vector 变多, 时间就会愈久.

2.

a. 当有 ^{不同} block 处于不同 clock domain 时,


就需要 synchronizer 来确保下一个 block 可以接收到完整的 ^{上次} 信号.
上一个 block

b. 如果没加 XOR, 则有可能会收不到上一个 block 的东西, 或是收到的 data 是错误的.
因为 2 个 block 是处于不同的 clock domain.

而 XOR 是确保上一个的 pulse 一定能够被下一个 block 吃到.

如果没加 XOR, 下一个有可能就会吃不到上一个 block 信号的 invalid!

c.



3. OR-gate.

+6 ^{gated}

OR-gate: the clock is tied high when registers are turned off.

∴ the first latch circuit will not toggle while data is toggling.

AND-gate: the ^{gated} clock is tied low when registers are turned off.

∴ the first latch circuit will toggle while data is toggling.


so this one consumes more power.

4.

+6

D: isolation.

EX. OR-gate



5. 可以 define 自己想要的 type, 並且用這個 type 來宣告其他變數.

a.

Ex. `typedef enum logic[1:0] { none = 2'b00, first = 2'b01, second = 2'b10 } num;`

define 一個叫 "num" 的 data-type.

+6

b.

`hexOctex → reg [7:0] [15:0] hexOctex;`

`hBytes: reg [7:0] [15:0] hBytes [3:7] #`

+6

6.

sa. 和 payload 的 size. $\rightarrow \leq 4$.

↓
只能有 1, 2, 4 ~ 8.

+6

7.

a. 1 state bins.

b. 7 state bins.

+6

8. +6

8.

9.

+4

把每个 module 都当做是一个独立的 block!


避免和其他 module 混合而造成错误.

10.

+3 solution: add stripes (stripes).

cause: 因为电容的充放电, 可能会使得电压下降

↓
8.



11.

把 strip 和 routing 和 standard cell 分開

+3

避免 wire 的交叉影响电路。

12.

+6

metal 和 metal 間会有 oxide, 因此形成电位差。

当电位差太大时, 就会击穿 oxide, 对电路产生影响。

solution: add oxide, add jumper, add buffer.

13.

+2

L 产生。

R.C. 充放电时会使得电压变化。

电压变化太大就会使得电路无法正确执行。

∴ 可靠藉由 RC extraction 来分析电路。

14.

+3

vector-based: 藉由 input vector 来分析 power.

vector-independent: 分析电路整体的 power, 和 input vector 无关。

1/2 + 1/2 呀! 😊